A Fixed-Window Level-crossing ADC with a Single Comparator

نویسندگان

چکیده

Abstract A fixed-window level-crossing analog-to-digital converter (LC-ADC) with a single comparator is proposed for the biomedical field. In this paper, signal varying direction detection circuit to judge trend of input signal, instead low-precision in modified LC-ADC. The LC-ADC utilizes only one continuous-time multiple comparators traditional LC-ADC, leading simplified implementation and significantly reducing power consumption. post-layout simulation results show that consumption new reduced, accounting 25.6% high-precision comparator. Designed 0.18 μm CMOS technology, core area 0.007 mm 2 . With 1.8 V supply 1 kHz frequency, it achieves 73.1-dB SNDR by consuming 20.1 μW power. figure-of-merit value 19.3 ·fJ/Conversion.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Single-Chip Implementation of Level-Crossing ADC for ECG Sampling

Traditional ADCs (Analog-to-Digital Converters) acquire samples at regular intervals TS at a sample rate fS=1/TS and needs to adhere to the Nyquist sampling theorem, i.e., fS>2 × fB, where fB is the signal’s bandwidth [1]. Due to the periodic nature of traditional ADCs, they are sometimes referred to as synchronous ADCs [2,3]. Synchronous ADCs are characterized by a periodicity in time and equi...

متن کامل

Single-Chip Implementation of Level-Crossing ADC for ECG Sampling

Traditional ADCs (Analog-to-Digital Converters) acquire samples at regular intervals TS at a sample rate fS=1/TS and needs to adhere to the Nyquist sampling theorem, i.e., fS>2 × fB, where fB is the signal’s bandwidth [1]. Due to the periodic nature of traditional ADCs, they are sometimes referred to as synchronous ADCs [2,3]. Synchronous ADCs are characterized by a periodicity in time and equi...

متن کامل

A High-Speed CMOS Comparator for Use in an ADC

..-htracf —A high-speed CMOS comparator has been designed and fabricated using a standard 3pm process. A dynamic latch preceded by an offset-cancelled amplifier is used to obtain a response time of 43 ns. The offset-cancelled amplifier reduces the input-referred offset so that medium-resolution analog-to-digital converters (ADC’S) can be built with this comparator. The use of pipefining within ...

متن کامل

“The CMOS Inverter” as a comparator in ADC designs

-This paper introduces a single-ended non-offsetcancelled flash ADC architecture, the "Threshold Inverter Quantizer" (TIQ). The TIQ is based on a CMOS inverter cell, in which the voltage transfer characteristics (VTC) are changed by systematic transistor sizing. As a result, a significant improvement of speed and reduction of area and power consumption is achieved.

متن کامل

An 11-Bit Single-Ended SAR ADC with an Inverter-Based Comparator for Design Automation

This paper proposes a low power single-ended successive approximation register (SAR) analog-to-digital converter (ADC) to replace the only analog active circuit, the comparator, with a digital circuit, which is an inverter-based comparator. The replacement helps possible design automation. The inverter threshold voltage variation impact is minimal because an SAR ADC has only one comparator, and...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Journal of physics

سال: 2022

ISSN: ['0022-3700', '1747-3721', '0368-3508', '1747-3713']

DOI: https://doi.org/10.1088/1742-6596/2301/1/012026